diff options
author | Thomas Lively <7121787+tlively@users.noreply.github.com> | 2021-04-05 12:33:25 -0700 |
---|---|---|
committer | GitHub <noreply@github.com> | 2021-04-05 12:33:25 -0700 |
commit | 1bb172c789bb3a61aeaae78f5464d0544627ed3e (patch) | |
tree | 6bcfd54944e52f9c3f8354a3d3f523f45a5ee670 /src/binaryen-c.cpp | |
parent | c59df4cda843ef11ad261f5c889dddc9a9d59d3b (diff) | |
download | binaryen-1bb172c789bb3a61aeaae78f5464d0544627ed3e.tar.gz binaryen-1bb172c789bb3a61aeaae78f5464d0544627ed3e.tar.bz2 binaryen-1bb172c789bb3a61aeaae78f5464d0544627ed3e.zip |
Update SIMD names and opcodes (#3771)
Also removes experimental SIMD instructions that were not included in the final
spec proposal.
Diffstat (limited to 'src/binaryen-c.cpp')
-rw-r--r-- | src/binaryen-c.cpp | 53 |
1 files changed, 17 insertions, 36 deletions
diff --git a/src/binaryen-c.cpp b/src/binaryen-c.cpp index aff4ed4fc..e257c976c 100644 --- a/src/binaryen-c.cpp +++ b/src/binaryen-c.cpp @@ -526,9 +526,9 @@ BinaryenOp BinaryenOrVec128(void) { return OrVec128; } BinaryenOp BinaryenXorVec128(void) { return XorVec128; } BinaryenOp BinaryenAndNotVec128(void) { return AndNotVec128; } BinaryenOp BinaryenBitselectVec128(void) { return Bitselect; } +BinaryenOp BinaryenAnyTrueVec128(void) { return AnyTrueVec128; } BinaryenOp BinaryenAbsVecI8x16(void) { return AbsVecI8x16; } BinaryenOp BinaryenNegVecI8x16(void) { return NegVecI8x16; } -BinaryenOp BinaryenAnyTrueVecI8x16(void) { return AnyTrueVecI8x16; } BinaryenOp BinaryenAllTrueVecI8x16(void) { return AllTrueVecI8x16; } BinaryenOp BinaryenBitmaskVecI8x16(void) { return BitmaskVecI8x16; } BinaryenOp BinaryenShlVecI8x16(void) { return ShlVecI8x16; } @@ -540,7 +540,6 @@ BinaryenOp BinaryenAddSatUVecI8x16(void) { return AddSatUVecI8x16; } BinaryenOp BinaryenSubVecI8x16(void) { return SubVecI8x16; } BinaryenOp BinaryenSubSatSVecI8x16(void) { return SubSatSVecI8x16; } BinaryenOp BinaryenSubSatUVecI8x16(void) { return SubSatUVecI8x16; } -BinaryenOp BinaryenMulVecI8x16(void) { return MulVecI8x16; } BinaryenOp BinaryenMinSVecI8x16(void) { return MinSVecI8x16; } BinaryenOp BinaryenMinUVecI8x16(void) { return MinUVecI8x16; } BinaryenOp BinaryenMaxSVecI8x16(void) { return MaxSVecI8x16; } @@ -548,7 +547,6 @@ BinaryenOp BinaryenMaxUVecI8x16(void) { return MaxUVecI8x16; } BinaryenOp BinaryenAvgrUVecI8x16(void) { return AvgrUVecI8x16; } BinaryenOp BinaryenAbsVecI16x8(void) { return AbsVecI16x8; } BinaryenOp BinaryenNegVecI16x8(void) { return NegVecI16x8; } -BinaryenOp BinaryenAnyTrueVecI16x8(void) { return AnyTrueVecI16x8; } BinaryenOp BinaryenAllTrueVecI16x8(void) { return AllTrueVecI16x8; } BinaryenOp BinaryenBitmaskVecI16x8(void) { return BitmaskVecI16x8; } BinaryenOp BinaryenShlVecI16x8(void) { return ShlVecI16x8; } @@ -568,7 +566,6 @@ BinaryenOp BinaryenMaxUVecI16x8(void) { return MaxUVecI16x8; } BinaryenOp BinaryenAvgrUVecI16x8(void) { return AvgrUVecI16x8; } BinaryenOp BinaryenAbsVecI32x4(void) { return AbsVecI32x4; } BinaryenOp BinaryenNegVecI32x4(void) { return NegVecI32x4; } -BinaryenOp BinaryenAnyTrueVecI32x4(void) { return AnyTrueVecI32x4; } BinaryenOp BinaryenAllTrueVecI32x4(void) { return AllTrueVecI32x4; } BinaryenOp BinaryenBitmaskVecI32x4(void) { return BitmaskVecI32x4; } BinaryenOp BinaryenShlVecI32x4(void) { return ShlVecI32x4; } @@ -594,8 +591,6 @@ BinaryenOp BinaryenMulVecI64x2(void) { return MulVecI64x2; } BinaryenOp BinaryenAbsVecF32x4(void) { return AbsVecF32x4; } BinaryenOp BinaryenNegVecF32x4(void) { return NegVecF32x4; } BinaryenOp BinaryenSqrtVecF32x4(void) { return SqrtVecF32x4; } -BinaryenOp BinaryenQFMAVecF32x4(void) { return QFMAF32x4; } -BinaryenOp BinaryenQFMSVecF32x4(void) { return QFMSF32x4; } BinaryenOp BinaryenAddVecF32x4(void) { return AddVecF32x4; } BinaryenOp BinaryenSubVecF32x4(void) { return SubVecF32x4; } BinaryenOp BinaryenMulVecF32x4(void) { return MulVecF32x4; } @@ -611,8 +606,6 @@ BinaryenOp BinaryenPMaxVecF32x4(void) { return PMaxVecF32x4; } BinaryenOp BinaryenAbsVecF64x2(void) { return AbsVecF64x2; } BinaryenOp BinaryenNegVecF64x2(void) { return NegVecF64x2; } BinaryenOp BinaryenSqrtVecF64x2(void) { return SqrtVecF64x2; } -BinaryenOp BinaryenQFMAVecF64x2(void) { return QFMAF64x2; } -BinaryenOp BinaryenQFMSVecF64x2(void) { return QFMSF64x2; } BinaryenOp BinaryenAddVecF64x2(void) { return AddVecF64x2; } BinaryenOp BinaryenSubVecF64x2(void) { return SubVecF64x2; } BinaryenOp BinaryenMulVecF64x2(void) { return MulVecF64x2; } @@ -631,24 +624,12 @@ BinaryenOp BinaryenTruncSatSVecF32x4ToVecI32x4(void) { BinaryenOp BinaryenTruncSatUVecF32x4ToVecI32x4(void) { return TruncSatUVecF32x4ToVecI32x4; } -BinaryenOp BinaryenTruncSatSVecF64x2ToVecI64x2(void) { - return TruncSatSVecF64x2ToVecI64x2; -} -BinaryenOp BinaryenTruncSatUVecF64x2ToVecI64x2(void) { - return TruncSatUVecF64x2ToVecI64x2; -} BinaryenOp BinaryenConvertSVecI32x4ToVecF32x4(void) { return ConvertSVecI32x4ToVecF32x4; } BinaryenOp BinaryenConvertUVecI32x4ToVecF32x4(void) { return ConvertUVecI32x4ToVecF32x4; } -BinaryenOp BinaryenConvertSVecI64x2ToVecF64x2(void) { - return ConvertSVecI64x2ToVecF64x2; -} -BinaryenOp BinaryenConvertUVecI64x2ToVecF64x2(void) { - return ConvertUVecI64x2ToVecF64x2; -} BinaryenOp BinaryenLoadSplatVec8x16(void) { return LoadSplatVec8x16; } BinaryenOp BinaryenLoadSplatVec16x8(void) { return LoadSplatVec16x8; } BinaryenOp BinaryenLoadSplatVec32x4(void) { return LoadSplatVec32x4; } @@ -683,29 +664,29 @@ BinaryenOp BinaryenNarrowSVecI32x4ToVecI16x8(void) { BinaryenOp BinaryenNarrowUVecI32x4ToVecI16x8(void) { return NarrowUVecI32x4ToVecI16x8; } -BinaryenOp BinaryenWidenLowSVecI8x16ToVecI16x8(void) { - return WidenLowSVecI8x16ToVecI16x8; +BinaryenOp BinaryenExtendLowSVecI8x16ToVecI16x8(void) { + return ExtendLowSVecI8x16ToVecI16x8; } -BinaryenOp BinaryenWidenHighSVecI8x16ToVecI16x8(void) { - return WidenHighSVecI8x16ToVecI16x8; +BinaryenOp BinaryenExtendHighSVecI8x16ToVecI16x8(void) { + return ExtendHighSVecI8x16ToVecI16x8; } -BinaryenOp BinaryenWidenLowUVecI8x16ToVecI16x8(void) { - return WidenLowUVecI8x16ToVecI16x8; +BinaryenOp BinaryenExtendLowUVecI8x16ToVecI16x8(void) { + return ExtendLowUVecI8x16ToVecI16x8; } -BinaryenOp BinaryenWidenHighUVecI8x16ToVecI16x8(void) { - return WidenHighUVecI8x16ToVecI16x8; +BinaryenOp BinaryenExtendHighUVecI8x16ToVecI16x8(void) { + return ExtendHighUVecI8x16ToVecI16x8; } -BinaryenOp BinaryenWidenLowSVecI16x8ToVecI32x4(void) { - return WidenLowSVecI16x8ToVecI32x4; +BinaryenOp BinaryenExtendLowSVecI16x8ToVecI32x4(void) { + return ExtendLowSVecI16x8ToVecI32x4; } -BinaryenOp BinaryenWidenHighSVecI16x8ToVecI32x4(void) { - return WidenHighSVecI16x8ToVecI32x4; +BinaryenOp BinaryenExtendHighSVecI16x8ToVecI32x4(void) { + return ExtendHighSVecI16x8ToVecI32x4; } -BinaryenOp BinaryenWidenLowUVecI16x8ToVecI32x4(void) { - return WidenLowUVecI16x8ToVecI32x4; +BinaryenOp BinaryenExtendLowUVecI16x8ToVecI32x4(void) { + return ExtendLowUVecI16x8ToVecI32x4; } -BinaryenOp BinaryenWidenHighUVecI16x8ToVecI32x4(void) { - return WidenHighUVecI16x8ToVecI32x4; +BinaryenOp BinaryenExtendHighUVecI16x8ToVecI32x4(void) { + return ExtendHighUVecI16x8ToVecI32x4; } BinaryenOp BinaryenSwizzleVec8x16(void) { return SwizzleVec8x16; } BinaryenOp BinaryenRefIsNull(void) { return RefIsNull; } |