summaryrefslogtreecommitdiff
path: root/src/ir/effects.h
diff options
context:
space:
mode:
authorThomas Lively <7121787+tlively@users.noreply.github.com>2021-01-06 14:36:27 -0500
committerGitHub <noreply@github.com>2021-01-06 11:36:27 -0800
commit3d414652d36aeb27896cc6666ef15db39f245786 (patch)
tree695c7bc5a3c47dff0330b625f2e61cb040accc6d /src/ir/effects.h
parentb79661ee03fc74b3f860bf04e6f1019f7b11c722 (diff)
downloadbinaryen-3d414652d36aeb27896cc6666ef15db39f245786.tar.gz
binaryen-3d414652d36aeb27896cc6666ef15db39f245786.tar.bz2
binaryen-3d414652d36aeb27896cc6666ef15db39f245786.zip
Prototype prefetch instructions (#3467)
As proposed in https://github.com/WebAssembly/simd/pull/352, using the opcodes used in the LLVM and V8 implementations.
Diffstat (limited to 'src/ir/effects.h')
-rw-r--r--src/ir/effects.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/ir/effects.h b/src/ir/effects.h
index 5483242b5..71957d1f8 100644
--- a/src/ir/effects.h
+++ b/src/ir/effects.h
@@ -415,6 +415,11 @@ private:
}
parent.implicitTrap = true;
}
+ void visitPrefetch(Prefetch* curr) {
+ // Do not reorder with respect to other memory ops
+ parent.writesMemory = true;
+ parent.readsMemory = true;
+ }
void visitMemoryInit(MemoryInit* curr) {
parent.writesMemory = true;
parent.implicitTrap = true;