summaryrefslogtreecommitdiff
path: root/src/passes/Print.cpp
diff options
context:
space:
mode:
authorThomas Lively <7121787+tlively@users.noreply.github.com>2019-11-01 18:22:05 -0700
committerGitHub <noreply@github.com>2019-11-01 18:22:05 -0700
commit0a5925a52cc0888fb61bc7b55c78666add5025cd (patch)
treed21ff1cc88829dcacbc33b4ddd23e2d467fd8cb1 /src/passes/Print.cpp
parent90297e84007031ec884d829f973556d49c9b9467 (diff)
downloadbinaryen-0a5925a52cc0888fb61bc7b55c78666add5025cd.tar.gz
binaryen-0a5925a52cc0888fb61bc7b55c78666add5025cd.tar.bz2
binaryen-0a5925a52cc0888fb61bc7b55c78666add5025cd.zip
Add SIMD integer min and max instructions (#2416)
As proposed in https://github.com/WebAssembly/simd/pull/27.
Diffstat (limited to 'src/passes/Print.cpp')
-rw-r--r--src/passes/Print.cpp36
1 files changed, 36 insertions, 0 deletions
diff --git a/src/passes/Print.cpp b/src/passes/Print.cpp
index 95c6a0568..e383974d6 100644
--- a/src/passes/Print.cpp
+++ b/src/passes/Print.cpp
@@ -1156,6 +1156,18 @@ struct PrintExpressionContents
case MulVecI8x16:
o << "i8x16.mul";
break;
+ case MinSVecI8x16:
+ o << "i8x16.min_s";
+ break;
+ case MinUVecI8x16:
+ o << "i8x16.min_u";
+ break;
+ case MaxSVecI8x16:
+ o << "i8x16.max_s";
+ break;
+ case MaxUVecI8x16:
+ o << "i8x16.max_u";
+ break;
case AddVecI16x8:
o << "i16x8.add";
break;
@@ -1177,6 +1189,18 @@ struct PrintExpressionContents
case MulVecI16x8:
o << "i16x8.mul";
break;
+ case MinSVecI16x8:
+ o << "i16x8.min_s";
+ break;
+ case MinUVecI16x8:
+ o << "i16x8.min_u";
+ break;
+ case MaxSVecI16x8:
+ o << "i16x8.max_s";
+ break;
+ case MaxUVecI16x8:
+ o << "i16x8.max_u";
+ break;
case AddVecI32x4:
o << "i32x4.add";
break;
@@ -1186,6 +1210,18 @@ struct PrintExpressionContents
case MulVecI32x4:
o << "i32x4.mul";
break;
+ case MinSVecI32x4:
+ o << "i32x4.min_s";
+ break;
+ case MinUVecI32x4:
+ o << "i32x4.min_u";
+ break;
+ case MaxSVecI32x4:
+ o << "i32x4.max_s";
+ break;
+ case MaxUVecI32x4:
+ o << "i32x4.max_u";
+ break;
case AddVecI64x2:
o << "i64x2.add";
break;