diff options
| author | Thomas Lively <7121787+tlively@users.noreply.github.com> | 2019-09-24 15:29:15 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-09-24 15:29:15 -0700 |
| commit | 034ed383a968204427befda3f9fb8bb5d2f63f75 (patch) | |
| tree | 36ae37db02cdae27416be250fe533d0f0bff77e8 /src/passes | |
| parent | 835581f58eb5040656243f7345ebcacf6d7deee5 (diff) | |
| download | binaryen-034ed383a968204427befda3f9fb8bb5d2f63f75.tar.gz binaryen-034ed383a968204427befda3f9fb8bb5d2f63f75.tar.bz2 binaryen-034ed383a968204427befda3f9fb8bb5d2f63f75.zip | |
v128.andnot instruction (#2355)
As specified at https://github.com/WebAssembly/simd/pull/102.
Also fixes bugs in the JS API for other SIMD bitwise operators.
Diffstat (limited to 'src/passes')
| -rw-r--r-- | src/passes/Print.cpp | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/passes/Print.cpp b/src/passes/Print.cpp index afdb12444..e73747a4f 100644 --- a/src/passes/Print.cpp +++ b/src/passes/Print.cpp @@ -1113,6 +1113,9 @@ struct PrintExpressionContents case XorVec128: o << "v128.xor"; break; + case AndNotVec128: + o << "v128.andnot"; + break; case AddVecI8x16: o << "i8x16.add"; |