summaryrefslogtreecommitdiff
path: root/src/wasm
diff options
context:
space:
mode:
Diffstat (limited to 'src/wasm')
-rw-r--r--src/wasm/literal.cpp32
-rw-r--r--src/wasm/wasm-binary.cpp16
-rw-r--r--src/wasm/wasm-stack.cpp16
3 files changed, 34 insertions, 30 deletions
diff --git a/src/wasm/literal.cpp b/src/wasm/literal.cpp
index 1b84ba53c..c76856d15 100644
--- a/src/wasm/literal.cpp
+++ b/src/wasm/literal.cpp
@@ -1671,7 +1671,7 @@ Literal Literal::copysign(const Literal& other) const {
}
}
-Literal Literal::fma(const Literal& left, const Literal& right) const {
+Literal Literal::madd(const Literal& left, const Literal& right) const {
switch (type.getBasic()) {
case Type::f32:
return Literal(::fmaf(left.getf32(), right.getf32(), getf32()));
@@ -1684,7 +1684,7 @@ Literal Literal::fma(const Literal& left, const Literal& right) const {
}
}
-Literal Literal::fms(const Literal& left, const Literal& right) const {
+Literal Literal::nmadd(const Literal& left, const Literal& right) const {
switch (type.getBasic()) {
case Type::f32:
return Literal(::fmaf(-left.getf32(), right.getf32(), getf32()));
@@ -2762,24 +2762,28 @@ static Literal ternary(const Literal& a, const Literal& b, const Literal& c) {
}
} // namespace
-Literal Literal::relaxedFmaF32x4(const Literal& left,
- const Literal& right) const {
- return ternary<4, &Literal::getLanesF32x4, &Literal::fma>(*this, left, right);
+Literal Literal::relaxedMaddF32x4(const Literal& left,
+ const Literal& right) const {
+ return ternary<4, &Literal::getLanesF32x4, &Literal::madd>(
+ *this, left, right);
}
-Literal Literal::relaxedFmsF32x4(const Literal& left,
- const Literal& right) const {
- return ternary<4, &Literal::getLanesF32x4, &Literal::fms>(*this, left, right);
+Literal Literal::relaxedNmaddF32x4(const Literal& left,
+ const Literal& right) const {
+ return ternary<4, &Literal::getLanesF32x4, &Literal::nmadd>(
+ *this, left, right);
}
-Literal Literal::relaxedFmaF64x2(const Literal& left,
- const Literal& right) const {
- return ternary<2, &Literal::getLanesF64x2, &Literal::fma>(*this, left, right);
+Literal Literal::relaxedMaddF64x2(const Literal& left,
+ const Literal& right) const {
+ return ternary<2, &Literal::getLanesF64x2, &Literal::madd>(
+ *this, left, right);
}
-Literal Literal::relaxedFmsF64x2(const Literal& left,
- const Literal& right) const {
- return ternary<2, &Literal::getLanesF64x2, &Literal::fms>(*this, left, right);
+Literal Literal::relaxedNmaddF64x2(const Literal& left,
+ const Literal& right) const {
+ return ternary<2, &Literal::getLanesF64x2, &Literal::nmadd>(
+ *this, left, right);
}
Literal Literal::externalize() const {
diff --git a/src/wasm/wasm-binary.cpp b/src/wasm/wasm-binary.cpp
index 16a926182..8c684dc2f 100644
--- a/src/wasm/wasm-binary.cpp
+++ b/src/wasm/wasm-binary.cpp
@@ -6823,21 +6823,21 @@ bool WasmBinaryReader::maybeVisitSIMDTernary(Expression*& out, uint32_t code) {
curr = allocator.alloc<SIMDTernary>();
curr->op = LaneselectI64x2;
break;
- case BinaryConsts::F32x4RelaxedFma:
+ case BinaryConsts::F32x4RelaxedMadd:
curr = allocator.alloc<SIMDTernary>();
- curr->op = RelaxedFmaVecF32x4;
+ curr->op = RelaxedMaddVecF32x4;
break;
- case BinaryConsts::F32x4RelaxedFms:
+ case BinaryConsts::F32x4RelaxedNmadd:
curr = allocator.alloc<SIMDTernary>();
- curr->op = RelaxedFmsVecF32x4;
+ curr->op = RelaxedNmaddVecF32x4;
break;
- case BinaryConsts::F64x2RelaxedFma:
+ case BinaryConsts::F64x2RelaxedMadd:
curr = allocator.alloc<SIMDTernary>();
- curr->op = RelaxedFmaVecF64x2;
+ curr->op = RelaxedMaddVecF64x2;
break;
- case BinaryConsts::F64x2RelaxedFms:
+ case BinaryConsts::F64x2RelaxedNmadd:
curr = allocator.alloc<SIMDTernary>();
- curr->op = RelaxedFmsVecF64x2;
+ curr->op = RelaxedNmaddVecF64x2;
break;
case BinaryConsts::I32x4DotI8x16I7x16AddS:
curr = allocator.alloc<SIMDTernary>();
diff --git a/src/wasm/wasm-stack.cpp b/src/wasm/wasm-stack.cpp
index 59593ddde..140205b85 100644
--- a/src/wasm/wasm-stack.cpp
+++ b/src/wasm/wasm-stack.cpp
@@ -657,17 +657,17 @@ void BinaryInstWriter::visitSIMDTernary(SIMDTernary* curr) {
case LaneselectI64x2:
o << U32LEB(BinaryConsts::I64x2Laneselect);
break;
- case RelaxedFmaVecF32x4:
- o << U32LEB(BinaryConsts::F32x4RelaxedFma);
+ case RelaxedMaddVecF32x4:
+ o << U32LEB(BinaryConsts::F32x4RelaxedMadd);
break;
- case RelaxedFmsVecF32x4:
- o << U32LEB(BinaryConsts::F32x4RelaxedFms);
+ case RelaxedNmaddVecF32x4:
+ o << U32LEB(BinaryConsts::F32x4RelaxedNmadd);
break;
- case RelaxedFmaVecF64x2:
- o << U32LEB(BinaryConsts::F64x2RelaxedFma);
+ case RelaxedMaddVecF64x2:
+ o << U32LEB(BinaryConsts::F64x2RelaxedMadd);
break;
- case RelaxedFmsVecF64x2:
- o << U32LEB(BinaryConsts::F64x2RelaxedFms);
+ case RelaxedNmaddVecF64x2:
+ o << U32LEB(BinaryConsts::F64x2RelaxedNmadd);
break;
case DotI8x16I7x16AddSToVecI32x4:
o << U32LEB(BinaryConsts::I32x4DotI8x16I7x16AddS);