summaryrefslogtreecommitdiff
path: root/src/binary-writer.cc
diff options
context:
space:
mode:
authorlizhengxing <unixhaha@gmail.com>2018-03-15 20:46:46 -0700
committerBen Smith <binjimin@gmail.com>2018-03-15 20:46:46 -0700
commitbff679779509ab1bb0c923bc4e67cf88eaadfa42 (patch)
tree2f2c48150fad07aa1479a8a90f5540a95f318596 /src/binary-writer.cc
parente31a5623815a545e57db3eb0ec3988025b1b0f0e (diff)
downloadwabt-bff679779509ab1bb0c923bc4e67cf88eaadfa42.tar.gz
wabt-bff679779509ab1bb0c923bc4e67cf88eaadfa42.tar.bz2
wabt-bff679779509ab1bb0c923bc4e67cf88eaadfa42.zip
SIMD v8x16.shuffle implementation. (#811)
Diffstat (limited to 'src/binary-writer.cc')
-rw-r--r--src/binary-writer.cc6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/binary-writer.cc b/src/binary-writer.cc
index 785dae14..b53d8c0d 100644
--- a/src/binary-writer.cc
+++ b/src/binary-writer.cc
@@ -594,6 +594,12 @@ void BinaryWriter::WriteExpr(const Func* func, const Expr* expr) {
stream_->WriteU8(static_cast<uint8_t>(cast<SimdLaneOpExpr>(expr)->val), "Simd Lane literal");
break;
}
+ case ExprType::SimdShuffleOp: {
+ const Opcode opcode = cast<SimdShuffleOpExpr>(expr)->opcode;
+ WriteOpcode(stream_, opcode);
+ stream_->WriteU128(cast<SimdShuffleOpExpr>(expr)->val, "Simd Lane[16] literal");
+ break;
+ }
case ExprType::Unreachable:
WriteOpcode(stream_, Opcode::Unreachable);
break;