summaryrefslogtreecommitdiff
path: root/src/wasm/wasm-validator.cpp
diff options
context:
space:
mode:
authorThomas Lively <tlively@google.com>2022-06-07 15:46:38 -0700
committerThomas Lively <tlively@google.com>2022-06-07 15:46:38 -0700
commitb7a93cca37d2253ef36e4cc63ef38c3647404597 (patch)
tree08124eff266a067d5637bf51a5f6696008e8f82b /src/wasm/wasm-validator.cpp
parent82d82f1a4e9aa1ce1b80acbab4a95262ec7782ae (diff)
downloadbinaryen-b7a93cca37d2253ef36e4cc63ef38c3647404597.tar.gz
binaryen-b7a93cca37d2253ef36e4cc63ef38c3647404597.tar.bz2
binaryen-b7a93cca37d2253ef36e4cc63ef38c3647404597.zip
Update relaxed SIMD instructions
Update the opcodes for all relaxed SIMD instructions and remove the unsigned dot product instructions that are no longer in the proposal.
Diffstat (limited to 'src/wasm/wasm-validator.cpp')
-rw-r--r--src/wasm/wasm-validator.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/wasm/wasm-validator.cpp b/src/wasm/wasm-validator.cpp
index 57b52e182..54bc2f9d4 100644
--- a/src/wasm/wasm-validator.cpp
+++ b/src/wasm/wasm-validator.cpp
@@ -1636,8 +1636,7 @@ void FunctionValidator::visitBinary(Binary* curr) {
case SwizzleVecI8x16:
case RelaxedSwizzleVecI8x16:
case RelaxedQ15MulrSVecI16x8:
- case DotI8x16I7x16SToVecI16x8:
- case DotI8x16I7x16UToVecI16x8: {
+ case DotI8x16I7x16SToVecI16x8: {
shouldBeEqualOrFirstIsUnreachable(
curr->left->type, Type(Type::v128), curr, "v128 op");
shouldBeEqualOrFirstIsUnreachable(